


# L4947PD

# 5V-0.5A VERY LOW DROP REGULATOR WITH RESET

- PRECISE OUTPUT VOLTAGE (5V ± 4%) OVER FULL TEMPERATURE RANGE (- 40 / 125 °C)
- VERY LOW VOLTAGE DROP (0.75Vmax) OVER FULL T RANGE
- OUTPUT CURRENT UP TO 500mA
- RESET FUNCTION
- POWER-ON RESET DELAY PULSE DE-FINED BY THE EXTERNAL CAPACITOR
- + 80V LOAD DUMP PROTECTION
- 80V LOAD DUMP PROTECTION
- **REVERSE VOLTAGE PROTECTION**
- SHORT CIRCUIT PROTECTION AND THER-MAL SHUT-DOWN (with hysteresis)
- LOW START UP CURRENT


# DESCRIPTION

The L4947PD is a monolithic integrated circuit in HiPSO package specially designed to provide a stabilized supply voltage for automotive and industrial electronic systems. Thanks to its very low voltage drop, in automotive applications the L4947PD can work correctly even during the cranking phase, when the battery voltage could



fall as low as 6V. Furthermore, it incorporates a complete range of protection circuits against the dangerous overvoltages always present on the battery rail of the car. The reset function makes the device particularly suited to supply microprocessor based systems : a signal is available (after an externally programmable delay) to reset the microprocessor at power-on phase; at power-off, this signal becomes low inhibiting the microprocessor.

### **BLOCK DIAGRAM**




# L4947PD

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
Vi	$\begin{array}{l} \text{DC Input Voltage} \\ \text{DC Reverse Input Voltage} \\ \text{Transient Input Overvoltages :} \\ \text{Load Dump :} \\ 5\text{ms} \leq t_{rise} \leq 10\text{ms} \\ \tau_f \text{ Fall Time Constant = 100\text{ms}} \\ \text{R}_{\text{SOURCE}} \geq 0.5\Omega \\ \text{Field Decay :} \\ 5\text{ms} \leq t_{fall} \leq 10\text{ms}, \ \text{R}_{\text{SOURCE}} \geq 10\Omega \\ \tau_r \text{ Rise Time Constant = 33\text{ms}} \\ \text{Low Energy Spike :} \\ t_{rise} = 1\mu\text{s}, \ t_{fall} = 500\mu\text{s}, \ \text{R}_{\text{SOURCE}} \geq 10\Omega \\ f_r \text{ Repetition Frequency = 5Hz} \end{array}$	35 - 18 80 - 80 ± 100	> > > >
V <sub>R</sub>	Reset Output Voltage	35	V
T <sub>J</sub> , T <sub>stg</sub>	Junction and Storage Temperature Range	– 55 to 150	°C

Note: The circuit is ESD protected according to MIL-STD-883C.


# **PIN CONNECTION** (Top view)



# THERMAL DATA

Symbol	Parameter	Value	Unit
R <sub>th j-case</sub>	Thermal Resistance Junction-case Max	3	°C/W

# **TEST CIRCUIT**



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vo	Output Voltage	$I_0 = 0mA$ to 500mA Over Full T Range T <sub>J</sub> = 25°C	4.80 4.90	5.00 5.00	5.20 5.10	V V
Vi	Operating Input Voltage	$I_0 = 0$ mA to (*) 500mA	6	5.00	26	V
ΔV <sub>o</sub>	Line Regulation	$V_i = 6V \text{ to } 26V \text{ ;}$ $I_0 = 5\text{mA}$		5	50	mV
$\Delta V_{o}$	Load Regulation	$I_0 = 5mA$ to 500mA		15	60	mV
$V_i - V_o$	Dropout Voltage	$I_o = 500$ mA, $T_J = 25$ °C Over Full T Range		0.40	0.55 0.75	V V
Iq	Quiescent Current	$I_o = 0mA, T_J = 25^{\circ}C$ $I_o = 0mA Over Full T$ $I_o = 500mA Over Full T$	25°C full T		10 13 180	mA mA mA
$\frac{\Delta V_o}{T}$	Temperature Output Voltage Drift					mV/°C
SVR	Supply Volt. Rej.	$\begin{array}{l} I_{o} = 350 mA \; ; \; f = 120 Hz \\ C_{o} = 100 \mu F \; ; \\ V_{i} = 12 V \pm 5 V_{pp} \end{array}$				dB
I <sub>sc</sub>	Output Short Circuit Current		0.50	0.80	1.50	А
V <sub>R</sub>	Reset Output Saturation Voltage	$\begin{array}{l} 1.5V < V_o < V_{RT \ (off)}, \\ I_R = 1.6mA \\ 3.0V < V_o < V_{RT \ (off)}, \end{array}$			0.40 0.40	V V
		$I_R = 8mA$				
I <sub>R</sub>	Reset Output Leakage Current	$V_0$ in Regulation, $V_R = 5V$			50	μΑ
V <sub>RT peak</sub>	Power On-Off Reset out Peak Voltage	1K $\Omega$ Reset Pull-up to V <sub>o</sub>		0.65	1.0	V
V <sub>RT (off)</sub>	Power OFF $V_0$ Threshold	Vo @ Reset Out H to L Transition	4.75	Vo – 0.15		V
V <sub>RT (on)</sub>	Power ON $V_o$ Threshold	V <sub>o</sub> @ Reset Out L to H Transition		V <sub>RT (off)</sub> + 0.05	V <sub>o</sub> – 0.04	V
V <sub>Hyst</sub>	Power ON-Off Hysteresis V <sub>RT (on)</sub> –V <sub>RT (off)</sub>			0.05		V
V <sub>d</sub>	Delay Comparator Threshold	V <sub>d</sub> @ Reset Out L to H Transition	3.65	4.00	4.35	V
		V <sub>d</sub> @ Reset Out H to L Transition	3.20	3.55	3.90	V
V <sub>dH</sub>	Delay Comparator Hysteresis			0.45		V
l <sub>d</sub>	Delay Capacitor Charging Current	$V_d = 3V, \ T_J = 25^\circ C$		20		/μA
$V_{\text{disch}}$	Delay Capacitor Discharge Voltage	$V_o < V_{RT (off)}$	o < V <sub>RT (off)</sub>		1.20	V
T <sub>d</sub>	Power on Reset Delay Time	$C_{d} = 100 nF, T_{J} = 25^{\circ}C$	10	20	30	ms

**ELECTRICAL CHARACTERISTICS** (refer to the test circuit,  $V_i = 14.4V$ ,  $C_o = 47\mu$ F, ESR <  $10\Omega$ ,  $R_p = 1K\Omega$ ,  $R_L = 1K\Omega$ ,  $-40^{\circ}C \le T_J \le 125^{\circ}C$ , unless otherwise specified)

(\*) For a DC voltage 26 < Vi < 37V the device is not operating

# **FUNCTIONAL DESCRIPTION**

The L4947PD is a very low drop 5V/0.5A voltage regulator provided with a reset function and therefore particularly suited to meet the requirements of supplying the microprocessor systems used in automotive and industrial applications.

The block diagram shows the basic structure of the device : the reference, the error amplifier, the driver, the power PNP, the protection and reset

### functions.

The power stage is a Lateral PNP transistor which allows a very low dropout voltage (typ. 400mV at  $T_J = 25^{\circ}$ C, max. 750mV over the full temperature range @ Io = 500mA). The typical curve of the dropout voltage as a function of the junction temperature is shown in Fig. 1 : that is the worst case, where Io = 500mA.

The current consumption of the device (quiescent

# L4947PD

current) is maximum 13mA - over full T - when no load current is required.

The internal antisaturation circuit allows a drastic reduction in the current peak which takes place during the start up.

The reset function supervises the regulator output voltage inhibiting the microprocessor when the device is out of regulation and resetting it at the power-on after a settable delay. The reset is LOW when the output voltage value is lower than the reset threshold voltage. At the power-on phase the output voltage increases (see Fig. 2) and - when it reaches the power-on V<sub>O</sub> threshold V<sub>RT</sub> (On) - the reset output becomes HIGH after a delay time set by the external capacitor C<sub>d</sub>. At the power-off the output voltage decreases : at the V<sub>RT(Off)</sub> threshold value (Vo-0.15V typ. value) the reset output instantaneously goes down (LOW status) inhibiting the microprocessor. The typical






Figure 2: Reset Waveforms: (1) Without External Capacitor C<sub>d</sub>. (2) With External Capacitor C<sub>d</sub>.

power on-off hysteresis is 50mV.

The three gain stages (operational amplifier, driver and power PNP) require the external capacitor ( $C_{omin} = 20\mu F$ ) to guarantee the global stability of the system.


Load dump and field decay protections ( $\pm$  80V), reverse voltage (– 18V) and short circuit protection, thermal shutdown are the main features that make the L4947PD specially suitable for applications in the automotive environment.

#### EXTERNAL COMPENSATION

Since the purpose of a voltage regulator is to supply and load variations, the open loop gain of the regulator must be very high at low frequencies. This may cause instability as a result of the various poles present in the loop. To avoid this instability dominant pole compensation is used to reduce phase shift due to other poles at the unity gain frequency. The lower the frequency of these others poles at the unity gain frequency. The lower the frequency of these other poles, the greater must be capacitor esed to create the dominant pole for the same DC gain.


Where the output transistor is a lateral PNP type there is a pole in the regulation loop at a frequencybtoo low to be compensated by a capacitor which can be integrated. An external compensation is therefore necessary so a very high value capacitor must be connected from the output to ground.

The paeassitic equivalent series resistance of the capacitor used adds a zero to the regulation loop. This zero may compromise the stability of the system since its effect tends to cancel the effect of the pole added. In regulators this ESR must be less than  $3\Omega$  and the minimum capacitor value is  $47\mu$ F.




DIM.	mm			inch		
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			3.6			0.142
a1	0.1		0.3	0.004		0.012
a2			3.3			0.130
a3	0		0.1	0.000		0.004
b	0.4		0.53	0.016		0.021
с	0.23		0.32	0.009		0.013
D (1)	15.8		16	0.622		0.630
D1	9.4		9.8	0.370		0.386
Е	13.9		14.5	0.547		0.570
е		1.27			0.050	
e3		11.43			0.450	
E1 (1)	10.9		11.1	0.429		0.437
E2			2.9			0.114
E3	5.8		6.2	0.228		0.244
G	0		0.1	0.000		0.004
Н	15.5		15.9	0.610		0.626
h			1.1			0.043
L	0.8		1.1	0.031		0.043
Ν	10° (max.)					
S	8° (max.)					
Т		10			0.394	

"D and F" do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.15 mm (0.006").
Critical dimensions: "E", "G" and "a3"



PowerSO20

57



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

5